Email this Article Email   

CHIPS Articles: DARPA aims for cold technology in high-performance computing — critical to processing data at tactical edge

DARPA aims for cold technology in high-performance computing — critical to processing data at tactical edge
By DARPA News - April 9, 2021
High performance computing (HPC) is a critical enabler of defense applications – from processing data at the tactical edge to powering weather prediction systems. Historically, the advancement of HPC has been driven by new generations of integrated circuit (IC) technologies and continuous improvements in transistor density, performance, and energy efficiency. However, Moore’s Law – the guiding principle behind conventional transistor scaling – is slowing due to a host of technical challenges, including operating voltage reduction, making it difficult to continue with this paradigm. The limitations of conventional computing technologies make it exceedingly difficult to keep pace with the demands for faster and more dense computational power in an energy efficient way.

“Today, we’re aggressively reaching the end of Moore’s Law scaling and are faced with the inability to scale power density much further in order to improve computing performance,” said Jason Woo, a program manager in DARPA’s Microsystems Technology Office (MTO). “A viable solution is cold computing. While microelectronics is typically designed to operate at room temperature, we know that device characteristics improve significantly at reduced temperatures. Very low temperature devices – those operating at 77K or below – have the potential to overcome the power scaling limit, but challenges exist when you apply them to very large scale integration.”

To overcome the barriers to thermal and power density scaling in HPC systems, DARPA developed the Low Temperature Logic Technology (LTLT) program. LTLT seeks to enable a dramatic improvement in performance over power when operating electronics at temperatures close to that of liquid nitrogen (~77K or -321F). The goal of LTLT is to develop high-performance, low-temperature 14nm node or below complementary metal-oxide-semiconductor (CMOS) FinFETs by making modifications to advanced very large scaled integration (VLSI) processes. The resulting device/circuit technology should be capable of achieving a 25X improvement in performance/power compared to state-of-the-art (SOA) central processing units (CPUs) operating at room temperature. LTLT also seeks to develop and demonstrate a compact static random-access memory (SRAM) cell that can operate at 77K to complete the basic circuit elements needed for HPC engines.

To achieve the program’s objectives, LTLT aims to exploit the unique device/material characteristics and performance of today’s advanced nodes FinFETs operating at very low temperatures to develop transistors and memory cells with superior performance/power than is realizable by simply cooling current SOA VLSI technologies. The program is broken into two separate research areas. The first will focus on researching, developing, and delivering a fabrication technology for highly integrated, advanced node CMOS operating at 77K, with low supply voltage and high performance. The target technology will be able to integrate low temperature transistors, SRAM cells with 25X lower switching energy at 77K, and a supporting circuit/system design.

The second area in the program will explore advanced research concepts focused on high-risk/high payoff FinFET VLSI-compatible solutions for individual technical challenges at 77K. Three specific challenges will be explored, which include ultra-low power, high-speed scaled transistors with new switching or transport mechanisms; compact, high speed, low energy SRAM cells; and new circuit techniques that utilize novel LTLT transistors and memory cells to achieve a 45X performance/power improvement.

The LTLT program will also utilize the benefits of DARPA’s recently unveiled Toolbox Initiative. The DARPA Toolbox provides open licensing opportunities with commercial technology vendors to the researchers behind the Agency’s programs. Through this initiative, DARPA researchers – or performers – are provided easy, low-cost, scalable access to state-of-the-art tools and intellectual property (IP) under predictable legal terms and streamlined acquisition procedures.

Additional information about the Toolbox and the commercial suppliers participating in this initiative can be found here:
https://www.darpa.mil/work-with-us/darpa-toolbox-initiative.

Interested proposers have until May 18, 2021 to submit their proposals. Additional information about LTLT’s goals and objectives can be found in the Broad Agency Announcement:
https://beta.sam.gov/opp/110fc53cc3274eb4a7af78299ad2186c/view?keywords=LTLT&sort=-relevance&index=&is_active=true&page=1.

DARPA image of a frozen microchip
Related CHIPS Articles
Related DON CIO News
Related DON CIO Policy

CHIPS is an official U.S. Navy website sponsored by the Department of the Navy (DON) Chief Information Officer, the Department of Defense Enterprise Software Initiative (ESI) and the DON's ESI Software Product Manager Team at Space and Naval Warfare Systems Center Pacific.

Online ISSN 2154-1779; Print ISSN 1047-9988
Hyperlink Disclaimer